PIC18F8720 |
|
CONFIG1H (address:0x300001, mask:0x27) |
|
OSC -- Oscillator Selection bits |
|
OSC = LP |
0xF8 |
LP oscillator. |
|
|
OSC = XT |
0xF9 |
XT oscillator. |
|
|
OSC = HS |
0xFA |
HS oscillator. |
|
|
OSC = RC |
0xFB |
RC oscillator w/ OSC2 configured as divide-by-4 clock output. |
|
|
OSC = EC |
0xFC |
EC oscillator w/ OSC2 configured as divide-by-4 clock output. |
|
|
OSC = ECIO |
0xFD |
EC oscillator w/ OSC2 configured as RA6. |
|
|
OSC = HSPLL |
0xFE |
HS oscillator with PLL enabled; clock frequency = (4 x FOSC). |
|
|
OSC = RCIO |
0xFF |
RC oscillator w/ OSC2 configured as RA6. |
|
|
OSCS -- Oscillator System Clock Switch Enable bit |
|
OSCS = ON |
0xDF |
Timer1 Oscillator system clock switch option is enabled (oscillator switching is enabled). |
|
|
OSCS = OFF |
0xFF |
Oscillator system clock switch option is disabled (main oscillator is source). |
|
|
CONFIG2L (address:0x300002, mask:0x0F) |
|
PWRT -- Power-up Timer Enable bit |
|
PWRT = ON |
0xFE |
PWRT enabled. |
|
|
PWRT = OFF |
0xFF |
PWRT disabled. |
|
|
BOR -- Brown-out Reset Enable bit |
|
BOR = OFF |
0xFD |
Brown-out Reset disabled. |
|
|
BOR = ON |
0xFF |
Brown-out Reset enabled. |
|
|
BORV -- Brown-out Reset Voltage bits |
|
BORV = 45 |
0xF3 |
VBOR set to 4.5V. |
|
|
BORV = 42 |
0xF7 |
VBOR set to 4.2V. |
|
|
BORV = 27 |
0xFB |
VBOR set to 2.7V. |
|
|
BORV = 25 |
0xFF |
VBOR set to 2.5V. |
|
|
CONFIG2H (address:0x300003, mask:0x0F) |
|
WDT -- Watchdog Timer Enable bit |
|
WDT = OFF |
0xFE |
WDT disabled (control is placed on the SWDTEN bit). |
|
|
WDT = ON |
0xFF |
WDT enabled. |
|
|
WDTPS -- Watchdog Timer Postscale Select bits |
|
WDTPS = 1 |
0xF1 |
1:1. |
|
|
WDTPS = 2 |
0xF3 |
1:2. |
|
|
WDTPS = 4 |
0xF5 |
1:4. |
|
|
WDTPS = 8 |
0xF7 |
1:8. |
|
|
WDTPS = 16 |
0xF9 |
1:16. |
|
|
WDTPS = 32 |
0xFB |
1:32. |
|
|
WDTPS = 64 |
0xFD |
1:64. |
|
|
WDTPS = 128 |
0xFF |
1:128. |
|
|
CONFIG3L (address:0x300004, mask:0x83) |
|
MODE -- Processor Mode Select bits |
|
MODE = EM |
0xFC |
Extended Microcontroller mode. |
|
|
MODE = MPB |
0xFD |
Microprocessor with Boot Block mode. |
|
|
MODE = MP |
0xFE |
Microprocessor mode. |
|
|
MODE = MC |
0xFF |
Microcontroller mode. |
|
|
WAIT -- External Bus Data Wait Enable bit |
|
WAIT = ON |
0x7F |
Wait selections for table reads and table writes are determined by the WAIT1:WAIT0 bits (MEMCOM<5:4>). |
|
|
WAIT = OFF |
0xFF |
Wait selections unavailable for table reads and table writes. |
|
|
CONFIG3H (address:0x300005, mask:0x03) |
|
CCP2MUX -- CCP2 Mux bit |
|
CCP2MUX = OFF |
0xFE |
CCP2 is multiplexed with RB3 in Extended Microcontroller, Microprocessor or Microprocessor with Boot Block mode. Or with RE7 in Microcontroller mode. |
|
|
CCP2MUX = ON |
0xFF |
CCP2 input/output is multiplexed with RC1. |
|
|
CONFIG4L (address:0x300006, mask:0x85) |
|
STVR -- Stack Full/Underflow Reset Enable bit |
|
STVR = OFF |
0xFE |
Stack full/underflow will not cause Reset. |
|
|
STVR = ON |
0xFF |
Stack full/underflow will cause Reset. |
|
|
LVP -- Low-Voltage ICSP Enable bit |
|
LVP = OFF |
0xFB |
Low-voltage ICSP disabled. |
|
|
LVP = ON |
0xFF |
Low-voltage ICSP enabled. |
|
|
DEBUG -- Background Debugger Enable bit |
|
DEBUG = ON |
0x7F |
Background debugger enabled. RB6 and RB7 are dedicated to In-Circuit Debug. |
|
|
DEBUG = OFF |
0xFF |
Background debugger disabled. RB6 and RB7 configured as general purpose I/O pins. |
|
|
CONFIG5L (address:0x300008, mask:0xFF) |
|
CP0 -- Code Protection bit |
|
CP0 = ON |
0xFE |
Block 0 (000200-003FFFh) code-protected. |
|
|
CP0 = OFF |
0xFF |
Block 0 (000200-003FFFh) not code-protected. |
|
|
CP1 -- Code Protection bit |
|
CP1 = ON |
0xFD |
Block 1 (004000-007FFFh) code-protected. |
|
|
CP1 = OFF |
0xFF |
Block 1 (004000-007FFFh) not code-protected. |
|
|
CP2 -- Code Protection bit |
|
CP2 = ON |
0xFB |
Block 2 (008000-00BFFFh) code-protected. |
|
|
CP2 = OFF |
0xFF |
Block 2 (008000-00BFFFh) not code-protected. |
|
|
CP3 -- Code Protection bit |
|
CP3 = ON |
0xF7 |
Block 3 (00C000-00FFFFh) code-protected. |
|
|
CP3 = OFF |
0xFF |
Block 3 (00C000-00FFFFh) not code-protected. |
|
|
CP4 -- Code Protection bit |
|
CP4 = ON |
0xEF |
Block 4 (010000-013FFFh) code-protected. |
|
|
CP4 = OFF |
0xFF |
Block 4 (010000-013FFFh) not code-protected. |
|
|
CP5 -- Code Protection bit |
|
CP5 = ON |
0xDF |
Block 5 (014000-017FFFh) code-protected. |
|
|
CP5 = OFF |
0xFF |
Block 5 (014000-017FFFh) not code-protected. |
|
|
CP6 -- Code Protection bit |
|
CP6 = ON |
0xBF |
Block 6 (018000-01BFFFh) code-protected. |
|
|
CP6 = OFF |
0xFF |
Block 6 (018000-01BFFFh) not code-protected. |
|
|
CP7 -- Code Protection bit |
|
CP7 = ON |
0x7F |
Block 7 (01C000-01FFFFh) code-protected. |
|
|
CP7 = OFF |
0xFF |
Block 7 (01C000-01FFFFh) not code-protected. |
|
|
CONFIG5H (address:0x300009, mask:0xC0) |
|
CPB -- Boot Block Code Protection bit |
|
CPB = ON |
0xBF |
Boot Block (000000-0001FFh) code-protected. |
|
|
CPB = OFF |
0xFF |
Boot Block (000000-0001FFh) not code-protected. |
|
|
CPD -- Data EEPROM Code Protection bit |
|
CPD = ON |
0x7F |
Data EEPROM code-protected. |
|
|
CPD = OFF |
0xFF |
Data EEPROM not code-protected. |
|
|
CONFIG6L (address:0x30000A, mask:0xFF) |
|
WRT0 -- Write Protection bit |
|
WRT0 = ON |
0xFE |
Block 0 (000200-003FFFh) write-protected. |
|
|
WRT0 = OFF |
0xFF |
Block 0 (000200-003FFFh) not write-protected. |
|
|
WRT1 -- Write Protection bit |
|
WRT1 = ON |
0xFD |
Block 1 (004000-007FFFh) write-protected. |
|
|
WRT1 = OFF |
0xFF |
Block 1 (004000-007FFFh) not write-protected. |
|
|
WRT2 -- Write Protection bit |
|
WRT2 = ON |
0xFB |
Block 2 (008000-00BFFFh) write-protected. |
|
|
WRT2 = OFF |
0xFF |
Block 2 (008000-00BFFFh) not write-protected. |
|
|
WRT3 -- Write Protection bit |
|
WRT3 = ON |
0xF7 |
Block 3 (00C000-00FFFFh) write-protected. |
|
|
WRT3 = OFF |
0xFF |
Block 3 (00C000-00FFFFh) not write-protected. |
|
|
WRT4 -- Write Protection bit |
|
WRT4 = ON |
0xEF |
Block 4 (010000-013FFFh) write-protected. |
|
|
WRT4 = OFF |
0xFF |
Block 4 (010000-013FFFh) not write-protected. |
|
|
WRT5 -- Write Protection bit |
|
WRT5 = ON |
0xDF |
Block 5 (014000-017FFFh) write-protected. |
|
|
WRT5 = OFF |
0xFF |
Block 5 (014000-017FFFh) not write-protected. |
|
|
WRT6 -- Write Protection bit |
|
WRT6 = ON |
0xBF |
Block 6 (018000-01BFFFh) write-protected. |
|
|
WRT6 = OFF |
0xFF |
Block 6 (018000-01BFFFh) not write-protected. |
|
|
WRT7 -- Write Protection bit |
|
WRT7 = ON |
0x7F |
Block 7 (01C000-01FFFFh) write-protected. |
|
|
WRT7 = OFF |
0xFF |
Block 7 (01C000-01FFFFh) not write-protected. |
|
|
CONFIG6H (address:0x30000B, mask:0xE0) |
|
WRTC -- Configuration Register Write Protection bit |
|
WRTC = ON |
0xDF |
Configuration registers (300000-3000FFh) write-protected. |
|
|
WRTC = OFF |
0xFF |
Configuration registers (300000-3000FFh) not write-protected. |
|
|
WRTB -- Boot Block Write Protection bit |
|
WRTB = ON |
0xBF |
Boot Block (000000-0001FFh) write-protected. |
|
|
WRTB = OFF |
0xFF |
Boot Block (000000-0001FFh) not write-protected. |
|
|
WRTD -- Data EEPROM Write Protection bit |
|
WRTD = ON |
0x7F |
Data EEPROM write-protected. |
|
|
WRTD = OFF |
0xFF |
Data EEPROM not write-protected. |
|
|
CONFIG7L (address:0x30000C, mask:0xFF) |
|
EBTR0 -- Table Read Protection bit |
|
EBTR0 = ON |
0xFE |
Block 0 (000200-003FFFh) protected from table reads executed in other blocks. |
|
|
EBTR0 = OFF |
0xFF |
Block 0 (000200-003FFFh) not protected from table reads executed in other blocks. |
|
|
EBTR1 -- Table Read Protection bit |
|
EBTR1 = ON |
0xFD |
Block 1 (004000-007FFFh) protected from table reads executed in other blocks. |
|
|
EBTR1 = OFF |
0xFF |
Block 1 (004000-007FFFh) not protected from table reads executed in other blocks. |
|
|
EBTR2 -- Table Read Protection bit |
|
EBTR2 = ON |
0xFB |
Block 2 (008000-00BFFFh) protected from table reads executed in other blocks. |
|
|
EBTR2 = OFF |
0xFF |
Block 2 (008000-00BFFFh) not protected from table reads executed in other blocks. |
|
|
EBTR3 -- Table Read Protection bit |
|
EBTR3 = ON |
0xF7 |
Block 3 (00C000-00FFFFh) protected from table reads executed in other blocks. |
|
|
EBTR3 = OFF |
0xFF |
Block 3 (00C000-00FFFFh) not protected from table reads executed in other blocks. |
|
|
EBTR4 -- Table Read Protection bit |
|
EBTR4 = ON |
0xEF |
Block 4 (010000-013FFFh) protected from table reads executed in other blocks. |
|
|
EBTR4 = OFF |
0xFF |
Block 4 (010000-013FFFh) not protected from table reads executed in other blocks. |
|
|
EBTR5 -- Table Read Protection bit |
|
EBTR5 = ON |
0xDF |
Block 5 (014000-017FFFh) protected from table reads executed in other blocks. |
|
|
EBTR5 = OFF |
0xFF |
Block 5 (014000-017FFFh) not protected from table reads executed in other blocks. |
|
|
EBTR6 -- Table Read Protection bit |
|
EBTR6 = ON |
0xBF |
Block 6 (018000-01BFFFh) protected from table reads executed in other blocks. |
|
|
EBTR6 = OFF |
0xFF |
Block 6 (018000-01BFFFh) not protected from table reads executed in other blocks. |
|
|
EBTR7 -- Table Read Protection bit |
|
EBTR7 = ON |
0x7F |
Block 7 (01C000-01FFFFh) protected from table reads executed in other blocks. |
|
|
EBTR7 = OFF |
0xFF |
Block 7 (01C000-01FFFFh) not protected from table reads executed in other blocks. |
|
|
CONFIG7H (address:0x30000D, mask:0x40) |
|
EBTRB -- Boot Block Table Read Protection bit |
|
EBTRB = ON |
0xBF |
Boot Block (000000-0001FFh) protected from table reads executed in other blocks. |
|
|
EBTRB = OFF |
0xFF |
Boot Block (000000-0001FFh) not protected from table reads executed in other blocks. |
|